

ABSTRACT

A method and system are described for sharing a plurality of interrupt inputs associated with a processor among a plurality of interrupt sources. Each of the plurality of interrupt sources is mapped to each of the plurality of interrupt inputs. Interrupt requests from each of the plurality of interrupt sources to one or more of the plurality of interrupt inputs are selectively enabled, e.g., via control bits. The control bits are preferably dynamically modifiable according to user preferences.